1 radiation hardened cmos dual spdt analog switch hs-303arh, hs-303aeh, hs-303brh, hs-303beh the hs-303arh, hs-303aeh, hs-303brh, hs-303beh analog switches are monolithic devices fabricated using intersil?s dielectrically isolated radiation hardened silicon gate (rsg) process technology to insure latch-up free operation. they are pinout compatible and functionally equivalent to the hs-303rh, but offer improved 300krad(si) total dose capability. these switches offers low-resistance switching performance for analog voltages up to the supply rails. ?on? resistance is low and stays reas onably constant over the full range of operating voltage and current. ?on? resistance also stays reasonably constant when exposed to radiation. break-before-make switching is controlled by 5v digital inputs. the hs-303arh should be operated with nominal 15v supplies, while the hs-303brh should be operated with nominal 12v supplies. specifications specifications for rad hard qml devices are controlled by the defense supply center in colu mbus (dscc). the smd numbers listed below must be used when ordering. detailed electrical specifications for the hs-303arh, hs-303aeh, hs-303brh, hs-303beh are contained in smd 5962-95813 . a ?hot-link? is provid ed from our website for downloading features ? qml, per mil-prf-38535 ? radiation performance -total dose: 3x10 5 rad(si) - see: for let = 60mev-mg/cm 2 at 60 incident angle, <150pc charge transferred to the output of an off switch ? no latch-up, dielectrically isolated device islands ? pinout and functional ly compatible with intersil hs-303rh and hi-303 series analog switches ? analog signal range equal to the supply voltage range ? low leakage. . . . . . . . . . . . . . . . . . . . . 100na (max, post-rad) ?low r on . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 ? (max, post-rad) ? low standby supply current. . . . . . . . . . . . . +150a/-100a (max, post-rad) functional diagram pin configurations hs1-303arh, hs-303brh (sbdip), cdip2-t14 top view hs-303arh, hs-303aeh, hs-303brh, hs-303beh (flatpack) cdfp3-f14 top view truth table logic sw1 and sw2 sw3 and sw4 0offon 1onoff n p in d nc gnd v+ v- 1 2 3 4 5 6 7 14 13 12 11 10 9 8 in1 s3 d3 d1 s4 d4 d2 in2 s2 s1 nc gnd in1 s3 d3 d1 s1 v+ v- s4 d4 d2 in2 s2 14 13 12 11 10 9 8 2 3 4 5 6 7 1 december 12, 2012 fn6411.2 caution: these devices are sensitive to electrostatic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | copyright intersil americas inc. 2006, 2008, 2012. all rights reserved intersil (and design) is a trademark owned by intersil corporation or one of its subsidiaries. all other trademarks mentioned are the property of their respective owners.
hs-303arh, hs-303aeh, hs-303brh, hs-303beh 2 fn6411.2 december 12, 2012 ordering information ordering number (note) part number temp. range (c) pkg. pkg. dwg. # 5962f9581304qcc hs1-303arh-8 -55 to +125 14 ld sbdip d14.3 5962f9581304qxc hs9-303arh-8 -55 to +125 14 ld flatpack k14.a 5962f9581304v9a hs0-303arh-q -55 to +125 14 ld sbdip d14.3 5962f9581306v9a HS0-303AEH-Q -55 to +125 14 ld sbdip d14.3 5962f9581304vcc hs1-303arh-q -55 to +125 14 ld sbdip d14.3 5962f9581306vcc hs1-303aeh-q -55 to +125 14 ld sbdip d14.3 5962f9581304vxc hs9-303arh-q -55 to +125 14 ld flatpack k14.a hs0-303arh/sample hs0-303arh/sample -55 to +125 hs1-303arh/proto hs1-303arh/proto -55 to +125 14 ld sbdip d14.3 hs9-303arh/proto hs9-303arh/proto -55 to +125 14 ld flatpack k14.a 5962f9581306vxc hs9-303aeh-q -55 to +125 14 ld flatpack k14.a 5962f9581305qcc hs1-303brh-8 -55 to +125 14 ld sbdip d14.3 5962f9581305qxc hs9-303brh-8 -55 to +125 14 ld flatpack k14.a 5962f9581305v9a hs0-303brh-q -55 to +125 14 ld sbdip d14.3 5962f9581307v9a hs0-303beh-q -55 to +125 14 ld sbdip d14.3 5962f9581305vcc hs1-303brh-q -55 to +125 14 ld sbdip d14.3 5962f9581307vcc hs1-303beh-q -55 to +125 14 ld sbdip d14.3 5962f9581305vxc hs9-303brh-q -55 to +125 14 ld flatpack k14.a hs0-303brh/sample hs0-303brh/sample -55 to +125 hs1-303brh/proto hs1-303brh/proto -55 to +125 14 ld sbdip d14.3 hs9-303brh/proto hs9-303brh/proto -55 to +125 14 ld flatpack k14.a 5962f9581307vxc hs9-303beh-q -55 to +125 14 ld flatpack k14.a note: these intersil pb-free hermetic packaged products employ 100% au plate - e4 termination finish, which is rohs compliant a nd compatible with both snpb and pb-free soldering operations.
hs-303arh, hs-303aeh, hs-303brh, hs-303beh 3 intersil products are manufactured, assembled and tested utilizing iso9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality intersil products are sold by description only. intersil corporat ion reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnished by intersil is believed to be accurate and reliable. however, no responsi bility is assumed by intersil or its subsid iaries for its use; nor for any infringem ents of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of i ntersil or its subsidiaries. for information regarding intersil corporation and its products, see www.intersil.com fn6411.2 december 12, 2012 for additional products, see www.intersil.com/product_tree die characteristics die dimensions: 2690m x 5200m (106mils x 205mils) thickness: 483m 25.4m (19mils 1mil) interface materials: glassivation: type: psg (phosphorous silicon glass) thickness: 8.0k ? 1.0k ? top metallization: type: alsicu thickness: 16.0k ? 2k ? substrate: radiation hardened silicon gate, dielectric isolation backside finish: silicon assembly related information: substrate potential: unbiased (di) additional information: worst case current density: <2.0 x 10 5 a/cm 2 transistor count: 196 metallization mask layout hs-303arh, hs-303aeh, hs-303brh, hs-303beh d3 d1 s1 in1 gnd v- d4 d2 s2 in2 s3 v+ s4
hs-303arh, hs-303aeh, hs-303brh, hs-303beh 4 fn6411.2 december 12, 2012 ceramic dual-in-line meta l seal packages (sbdip) notes: 1. index area: a notch or a pin one iden tification mark shall be located ad- jacent to pin one and shall be locat ed within the shaded area shown. the manufacturer?s identification shal l not be used as a pin one identi- fication mark. 2. the maximum limits of lead dimensions b and c or m shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. dimensions b1 and c1 apply to lead base metal only. dimension m applies to lead platin g and finish thickness. 4. corner leads (1, n, n/2, and n/2+1) may be configured with a partial lead paddle. for this configuration dimension b3 replaces dimension b2. 5. dimension q shall be measured from the seating plane to the base plane. 6. measure dimension s1 at all four corners. 7. measure dimension s2 from the top of the ceramic body to the nearest metallization or lead. 8. n is the maximum number of terminal positions. 9. braze fillets shall be concave. 10. dimensioning and tolerancing per ansi y14.5m - 1982. 11. controlling dimension: inch. bbb c a - b s c q l a seating base d plane plane s s -d- -a- -c- e a -b- aaa ca - b m d s s ccc ca - b m d s s d e s1 b2 b a e m c1 b1 (c) (b) section a-a base lead finish metal e a/2 s2 m a d14.3 mil-std-1835 cdip2-t14 (d-1, configuration c) 14 lead ceramic dual-in-line metal seal package symbol inches millimeters notes min max min max a - 0.200 - 5.08 - b 0.014 0.026 0.36 0.66 2 b1 0.014 0.023 0.36 0.58 3 b2 0.045 0.065 1.14 1.65 - b3 0.023 0.045 0.58 1.14 4 c 0.008 0.018 0.20 0.46 2 c1 0.008 0.015 0.20 0.38 3 d - 0.785 - 19.94 - e 0.220 0.310 5.59 7.87 - e 0.100 bsc 2.54 bsc - ea 0.300 bsc 7.62 bsc - ea/2 0.150 bsc 3.81 bsc - l 0.125 0.200 3.18 5.08 - q 0.015 0.060 0.38 1.52 5 s1 0.005 - 0.13 - 6 s2 0.005 - 0.13 - 7 90 o 105 o 90 o 105 o - aaa - 0.015 - 0.38 - bbb - 0.030 - 0.76 - ccc - 0.010 - 0.25 - m - 0.0015 - 0.038 2 n14 148 rev. 0 4/94
hs-303arh, hs-303aeh, hs-303brh, hs-303beh 5 fn6411.2 december 12, 2012 ceramic metal seal flat pack packages (flatpack) notes: 1. index area: a notch or a pin one iden tification mark shall be located ad- jacent to pin one and shall be locat ed within the shaded area shown. the manufacturer?s identification sha ll not be used as a pin one identi- fication mark. alternately, a tab (dim ension k) may be used to identify pin one. 2. if a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply. 3. this dimension allows for off-center lid, meniscus, and glass overrun. 4. dimensions b1 and c1 apply to lead base metal only. dimension m ap- plies to lead plating and finish th ickness. the maximum limits of lead dimensions b and c or m shall be m easured at the centroid of the fin- ished lead surfaces, when solder dip or tin plate lead finish is applied. 5. n is the maximum number of terminal positions. 6. measure dimension s1 at all four corners. 7. for bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads. 8. dimension q shall be measured at the point of exit (beyond the menis- cus) of the lead from the body. dimension q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied. 9. dimensioning and toleranci ng per ansi y14.5m - 1982. 10. controlling dimension: inch. -d- -c- 0.004 h a - b m d s s -a- -b- 0.036 h a - b m d s s e e a q l d a e1 seating and l e2 e3 e3 base plane -h- b c s1 m c1 b1 (c) (b) section a-a base lead finish metal pin no. 1 id area a m k14.a mil-std-1835 cdfp3-f14 (f-2a, configuration b) 14 lead ceramic metal seal flatpack package symbol inches millimeters notes min max min max a 0.045 0.115 1.14 2.92 - b 0.015 0.022 0.38 0.56 - b1 0.015 0.019 0.38 0.48 - c 0.004 0.009 0.10 0.23 - c1 0.004 0.006 0.10 0.15 - d - 0.390 - 9.91 3 e 0.235 0.260 5.97 6.60 - e1 -0.290 -7.11 3 e2 0.125 - 3.18 - - e3 0.030 - 0.76 - 7 e 0.050 bsc 1.27 bsc - k 0.008 0.015 0.20 0.38 2 l 0.270 0.370 6.86 9.40 - q 0.026 0.045 0.66 1.14 8 s1 0.005 - 0.13 - 6 m - 0.0015 - 0.04 - n14 14- rev. 0 5/18/94
|
